



MODULE - 4 : Logic Gates & Boolean Algebra

Analog signal: signal varies continuously with time.

Ex: sinusoidal signals: 


* for every moment, a value of amplitude is defined.

Discrete-time signal:



The process by which continuous signals (or analog signals) are converted into discrete-time signal is called 'SAMPLING'

same signal can be represented as:




: Discrete-time signal

Quantisation:

The process by which continuous values are assigned values in form of '0' & '1' is called quantisation.

Digital signal: A quantised discrete-time signal is called digital signal. i.e. a discrete time signal in the form of binary bit pattern (0 & 1)

continuous



* Positive logic system: ON $\rightarrow$ 1

OFF $\rightarrow$ 0


* Negative logic system: ON $\rightarrow$ 0

OFF $\rightarrow$ 1

(ON: True/High
OFF: False/Low)

27/3/19

Gate: Allows or restricts the flow of something.



$$V_0 \neq V_{BE} \neq 0$$

$$V_0 = V_{BE}$$

When input voltage is 0V,
output voltage is 5V

∴


Input voltage output voltage

0V

5V

5V

0V



Input output

SW1 SW2

OFF OFF OFF

OFF ON ON

ON OFF ON

ON ON ON

allows one-way flow of input.


Gate:

Gate is an electronic device which may have multiple inputs but has only one output.

It Gate works on the switching property of transistor logical

Truth table: Represents the relation between input & output variables.

1. switching circuitry for NOT Gate:



SW	output
OPEN	LED glows
CLOSED	LED doesn't glow (due to short circuit).

Input (A)	Output (Y)
0	1
1	0

} complementor action

position of the switch
is represented by input
variables


A	Y
0	1
1	0

Mathematically,

$$A = \bar{Y}$$

* It is not possible to remember large truth tables, so some equations can be defined for each case. A truth table on any gate can be represented Mathematically.

Symbol of NOT Gate:



2. AND Gate:

B	A	Y
0	0	1
0	1	0
1	0	0
1	1	1

Truth table } input variables: A, B
 } output variable: Y


Mathematically,

$$Y = (A) \text{ AND } (B)$$

$$Y = A \cdot B$$

Boolean expression: $Y = A \cdot B$


Symbol of AND Gate:



3. OR operation

B	A	Y
0	0	0
0	1	1
1	0	1
1	1	1

: Truth table



circuit for OR Gate

Mathematically,

$$Y = (A) \text{ OR } (B)$$

$$\boxed{Y = A + B} \quad : \text{Boolean expression.}$$

∴ The basic gates are:

AND	: $Y = \overline{A}$
OR	: $Y = A + B$
NOT	: $Y = AB$

4. NAND GATE


NOT + AND $\Rightarrow$ complement of AND.

Boolean expression: $Y = \overline{A \cdot B}$

Truth table:

B	A	Y
0	0	1 ($= \overline{0}$)
0	1	1 ($= \overline{0}$)
1	0	1 ($= \overline{0}$)
1	1	0 ($= \overline{1}$)

Symbol of NAND:



11/4/19

Number system

$(x)_b \rightarrow$ base

In decimal number system, $b=10$ $(x)_{10}$
 In binary number system, $b=2$ $(x)_2$

- * Decimal number system uses: 0, 1, 2, 3, 4, 5, 6, 7, 8, 9. ($b=10$)
- * Binary no. system uses: 0, 1 ($b=2$)
- * Octal no. system: 0, 1, 2, 3, 4, 5, 6, 7. ($b=8$)

* Hexadecimal no. system uses: 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, A, B, C, D, E, F (b=16)

Decimal	Binary	Octal	Hexadecimal
0	0	0	0
1	1	1	1
2	10	2	2
3	11	3	3
4	100	4	4
5	101	5	5
6	110	6	6
7	111	7	7
8	1000	10	8
9	1001	11	9
10	1010	12	A
11	1011	13	B
12	1100	14	C
13	1101	15	D
14	1110	16	E
15	1111	17	F
16	10000	18 20	10
17		19 21	11

$$(10)_{16} = (?)_{10} \Rightarrow \boxed{16 = ?}$$

Binary

$$(1111) = (F)_{16} = (15)_{10}$$

$$(1 \times 2^3 + 1 \times 2^2 + 1 \times 2^1 + 1 \times 2^0)$$

Decimal

Binary	Hexadecimal
0000	0
0001	1
0011	2
0100	3
0110	4
0111	5
1000	6
1001	7
1010	8
1011	9
1100 1010	A
1101 1011	B
1110 1100	C
1111 1101	D
1110	E
1111	F

Add : $(4+5)$ in binary system:

$$(4)_{10} = (0100)_2$$

$$(5)_{10} = (0101)_2$$

+


$$(9)_{10} = 201$$

↓

binary of 2 = 10

$$(9)_{10} = (1001)_2$$

- # Basic Gates - AND, OR, NOT
- # Universal Gates - NAND, NOR
- # Other two gates - XOR, XNOR.




For a single bit adder,

2/4/19

$$\begin{array}{r} 1 \\ + 0 \\ \hline 1 \end{array}$$

$$\begin{array}{r} 1 \\ + 1 \\ \hline 10 \end{array}$$

OR GATE:



A	B	Y	Binary OR $A + B = Y$	Binary addition
0	0	0	$0 + 0 = 0$	$0 + 0 = 0$
0	1	1	$0 + 1 = 1$	$0 + 1 = 1$
1	0	1	$1 + 0 = 1$	$1 + 0 = 1$
1	1	1	$1 + 1 = 1$	$1 + 1 = 10$

Carry = 1 Sum = 0

NAND Gate is called universal gate because it can provide the functionalities of all the 3 basic gates.

NOT GATE using NAND GATE:

To form NOT Gate from NAND Gate: One input is made 1.


We want,

$$Y = \overline{A \cdot B} \quad \& \quad Y = \overline{A} \quad \text{to be equal.}$$

$$\text{In } Y = A \cdot B$$

$$\therefore \text{If } B = 1,$$

$$Y = \bar{A}$$




An important result:

$$1. \boxed{A \cdot 1 = A}$$

AND GATE using NAND Gate:

$$Y = A \cdot B \quad \leftarrow \quad Y = \overline{\overline{A \cdot B}}$$



NAND-1

A	B	$Y = A \cdot B$
0	0	0
1	0	0
0	1	0
1	1	1

for NAND-2

Y	1	Y1
Inputs		
1	1	0
1	1	0
1	1	0
0	1	1

same as $A \cdot B$

2. # important result :



$$\boxed{A \cdot \bar{A} = 0}$$

OR GATE USING NAND GATE:

$$Y = A + B \quad \text{f} \quad Y = \overline{A \cdot B}$$

$$A + B = \overline{A \cdot B}$$

A	B	$\overline{A \cdot B}$	$A + B$
0	0	1	0
0	1	1	1
1	0	1	1
1	1	0	1




$$\overline{\overline{Y}} = \overline{\overline{A \cdot B}}$$

De Morgan's theorem $\left\{ \begin{array}{l} \overline{(A \cdot B)} = \overline{A} \vee \overline{B} \\ \overline{(A \vee B)} = \overline{A} \cdot \overline{B} \end{array} \right.$

From De Morgan's theorem,
 $\overline{(A \cdot B)} = \overline{A} + \overline{B}$


$$\begin{aligned} \therefore \overline{\overline{Y}} &= \overline{(\overline{A \cdot B})} \\ &= \overline{\overline{A} \cdot \overline{B}} \\ &= \overline{\overline{A}} + \overline{\overline{B}} \\ \overline{\overline{Y}} &= A + B \end{aligned}$$

NOR GATE:




A	B	Y
0	0	1
0	1	0
1	0	0
1	1	0

XOR GATE: (EXCLUSIVE OR)



circuit symbol:



Truth table

A	B	$(A+B)$	$(\overline{A}B + A\overline{B})$
0	0	0	0
0	1	1	1
1	0	1	1
1	1	1	0

$\downarrow$ OR
 $\downarrow$ XOR

when both inputs are same, the output is '0'. It is "exclusive" because it "excludes" the case when inputs are same.

Digital circuits

combinational

* Digital circuits without memory elements. i.e. they are just a "combination" of gates.

Ex: adder / subtractor

sequential

* Digital circuits with memory elements.

(combinational)
circuit

(Memory)

Sequential
circuits.

Adder: A category of combinational digital circuits, which performs binary addition.

ADDER

Half-adder

Performs 2-bit addition

Binary addition

$$0 + 0 = 0$$

$$0 + 1 = 1$$

$$1 + 0 = 1$$

$$1 + 1 = 10$$

sum
Carry

Full-adder

Performs 3-bit addition

Binary subtraction


$$0 - 0 = 0$$

$$0 - 1 = 1 \text{ (1 is borrow)}$$

$$1 - 0 = 1$$

$$1 - 1 = 0$$

Half-adder:




Truth table of half adder circuit:

A	B	Y	C
0	0	0	0
0	1	1	0
1	0	1	0
1	1	0	1

$$\text{So } Y = \bar{A}B + A\bar{B} \quad (\text{XOR gate})$$

$$C = A \cdot B \quad (\text{AND gate})$$



#	$A \cdot \bar{A} = 0$
	$A + \bar{A} = 1$
	$0 + A = A$

Q $Y = A \cdot B \cdot C$

what are the duals of Y?

A — B — C

Dual of

$$\begin{array}{c} A \cdot \bar{A} = 0 \\ \downarrow \downarrow \downarrow \\ \bar{A} + A = 1 \end{array}$$

$\left. \begin{array}{l} A \text{ is changed with } \bar{A} \\ \bar{A} \text{ is changed with } A \\ 0 \text{ is changed with } 1 \end{array} \right\}$


∴ Dual of

$$\begin{array}{c} A \cdot B \cdot C \\ \downarrow \downarrow \downarrow \\ \bar{A} + \bar{B} + \bar{C} \end{array}$$

→

A	B	C	y	y ^d
0	0	0	0	1

FULL ADDER



Truth table:

A	B	C	sum	Cout carry
0	0	0	0	0
0	0	1	1	0
0	1	0	1	0
1	0	0	1	0
1	1	0	0	1
1	0	1	0	1
0	1	1	0	1
1	1	1	1	1

Boolean expression for sum: $\bar{A}\bar{B}C + \bar{A}B\bar{C} + A\bar{B}\bar{C} + ABC$
 $\bar{A}\bar{B}C + A\bar{B}\bar{C} + \bar{A}B\bar{C} + ABC$

$$\bar{A}\bar{B}C$$

$$\bar{A}(B \oplus C) + A$$

$$\leftarrow \bar{A}(\bar{B}C + B\bar{C}) + A(\bar{B}\bar{C} + BC)$$

$$* \quad \underbrace{\bar{A}(\bar{B}C + B\bar{C}) + A(\bar{B}\bar{C} + BC)}_P$$

$$\bar{P} = \overline{(\bar{B}C + B\bar{C})}$$

$$= (\bar{B}C) \cdot (\overline{B\bar{C}})$$

$$= (\bar{B} + \bar{C}) \cdot (\bar{B} + \bar{\bar{C}})$$

$$= (\bar{B} + \bar{C}) \cdot (\bar{B} + C) = \bar{B}\bar{C} + BC$$

$$(\bar{B} + \bar{C}) \cdot X$$

$$\therefore \text{Expression becomes } \bar{A}P + A\bar{P} = A \oplus P$$

$$= A \oplus (B \oplus C)$$

$$\{ \because P = \bar{B}C + B\bar{C} \}$$

similarly, Boolean expression for carry,

$$C_0 = AB\bar{C} + A\bar{B}C + \bar{A}BC + ABC$$

$$= A(\bar{B}\bar{C} + B\bar{C}) + \bar{A}C(A + \bar{A})$$

$$= A(\bar{B}\bar{C} + B\bar{C}) + \bar{A}C \quad (\because A + \bar{A} = 1)$$

$$A(\overline{B} \oplus C) + \overline{B}C$$

$$= \overline{A}B\overline{C} + A\overline{B}C + \overline{A}B\overline{C} + A\overline{B}C$$

$$= AB(C + \overline{C}) + A\overline{B}C + \overline{A}B\overline{C}$$

$$= AB + A\overline{B}C + \overline{A}B\overline{C}$$

$$= A(B + \overline{B}C) + \overline{A}B\overline{C}$$

5/14/19

Half-subtractor:




Truth table

X	Y	Z	B
0	0	0	0
0	1	1	1
1	0	1	0
1	1	0	0

$\downarrow$ $\downarrow$
 XOR $\bar{X} \cdot Y$

Circuit for Half subtractor:



If truth table is given, write the optimal boolean expression for output variables 'Z' & 'B' using the input variables 'X' and 'Y'.

So, follow the steps to design the circuit:

Step 1: Boolean expression for 'Z':

$$Z = \bar{X}Y + X\bar{Y}$$

$$\boxed{Z = X \oplus Y}$$

$\Downarrow$

Expression cannot be minimized further
 $\therefore$ It is the optimal expression.

Step 2: Boolean expression for 'B'

$$B = \bar{X} \cdot Y$$

Full-subtractor

